Using Multi-Gigabit Transceivers to Test and Debug FPGA

This white paper introduces Byte Paradigm’s new Thunder Series probe. This new generation PC-based instrument uses FPGA multi-gigabit transceivers as high-speed interface for collecting trace data and inserting test pattern stimulus during FPGA testing and debugging. This paper shows the advantages of using high bandwidth links in combination with adequate embedded instrumentation IP implemented in FPGA.
View the full article HERE

Tags: speed interface, high speed, trace data, test pattern

• Categories

  • Admin
  • Chip Road
  • Design and Reuse
  • IC Design
  • Latest IP info
  • SemiWiki

• Archives

  • May 2013
  • April 2013
  • March 2013
  • February 2013
  • January 2013
  • December 2012
  • November 2012
  • October 2012
  • September 2012
  • August 2012
  • July 2012
  • June 2012
  • May 2012
  • April 2012
  • March 2012
  • February 2012
  • January 2012
  • December 2011
  • November 2011
  • October 2011
  • September 2011
  • August 2011
  • July 2011
  • June 2011
  • May 2011
  • April 2011
  • March 2011
  • February 2011

• IP Vendor

  • ASICS.ws
  • Chips and Media
  • Core Works
  • Digital Core Design
  • ExpertIO.Inc
  • IPextreme
  • IPGenius
  • IPreuse Tool
  • Silicon IP

• Related Links

  • Chips Estimate
  • Design and Reuse
  • GSA
  • IPcore BBS
  • OCP-IP
  • Open Cores
  • Open Virtual Platforms
  • SemiWiki
  • Synopsys IPreuse Tool

• Contact

  admin@ipreuse.org

• Tag Cloud

  arasan chip systems china mobile china telecom cooperative partner data storage dolphin integration energy consumption executive vice few days first quarter fourth quarter full article full IP Description future generation hard disk hard disks hewlett packard high density high performance high speed host computer large scale long time magnetic disc market share medium sized enterprises mentor graphics million dollars mips technologies mobile phone new generation next generation operating system pci express power consumption real time science and technology second quarter silicon image small and medium sized enterprises storage equipment storage system two kinds vice president wide margin

• Recent Posts

  • Synopsys DesignWare IP for PCI Express 3.0 Passes First PCI-SIG PCIe 3.0 Compliance Workshop
  • 1.5-GHz Jitter-optimized low-power digital PLL
  • 6-bit 10.3125GHz ADC in TSMC 65nm G
  • All eyes on Zynq SoC for smarter vision
  • ST’s strategy is a tale of two segments
  • Ultra-Low Latency H.264 Video Encoding Now Available from CAST
  • sureCore receives GBP250K SMART Award to prototype its low power SRAM technology
  • Calxeda and Fedora Project Deploy Servers on Path to Make ARM a Primary Architecture
  • Test and Verification Solutions launches bigger library of Verification IP
  • eMMC 5.0 Device Controller

• Random Posts

  • MCc041P1 from MultiClet
  • China’s large mail filters 21 layers of pioneers and filters the mechanism to analyze
  • Linaro partners with Samsung ecosystem to deliver exciting new low cost board 'Origen' to Open Source developers
  • MOSAID Demonstrates Production-Ready 256Gb HLNAND Flash Memory Device
  • The new product is released The American letter puts out the permanent free edition at the same time
  • GF13V33_ADC_08E from VeriSilicon
  • The number signing China of the Divine Land is Cheng Hua always take the place of products once
  • 2-Port SRAM 1RW1W Generator for TSMC 28HP from Memoir Systems

• Recent Comments

  • Sangyoub Lee on Adaptive Digital Front-End (DDC/DUC/CFR/DPD) for LTE/GSM/WCDMA from ElementCXI
  • SENGUTTUVAN on Analog Layout Design Training in India (Bangalore)
  • Susan on eSilicon adds Wim Roelandts and Timothy Chen to its Board; Appoints Seth Neiman as Chairman
  • amit kumar keshari on Analog Layout Design Training in India (Bangalore)
  • We Sell Quality Electronics And Cell Phones Online! on Designing a high-definition FPGA-based graphics controller